

Industrial Co., Ltd.

DATA SHEET



LCM MODULE

TG12864R-04

Specification for Approval

| APPROVED BY | CHECKED BY | PREPARED BY |
|-------------|------------|-------------|
| Casos | Stoffen | 经多类 |

ISSUED: V00 2009-12-21



CONTENTS

| FUNCTIONS & FEATURES | 3 |
|---|----|
| BLOCK DIAGRAM | 3 |
| MODULE OUTLINE DRAWING | 4 |
| INTERFACE PIN FUNCTIONS | 5 |
| ABSOLUTE MAXIMUM RATINGS (Ta = 25°) | 6 |
| DC ELECTRICAL CHARACTERISTICS | 6 |
| LED BACKLIGHT CHARACTERISTICS | 6 |
| CONNECTION WITH MCU | 6 |
| AC CHARACTERISTICS | 7 |
| OPTICAL CHARACTERISTICS | 10 |
| DISPLAY INSTRUCTION | 13 |
| RESET CIRCUIT | 16 |
| RELIABILITY TEST CONDITION | 19 |
| PRECAUTION FOR USING LCM MODULE | 20 |
| OTHERS | 20 |
| APPENDIX A: DATE CODE RULES | 21 |
| APPENDIX B. CHANGE NOTES | 21 |



FUNCTIONS & FEATURES

• Construction : COG

Display Format : 128x64 dots

• Display Type : STN, Transmissive, Negative, Blue

Controller : NT7534 or equivalent controller
Interface : 8-bit serial interface

Interface : 8-bit serial interfaceBacklight : white/side lights

• Viewing Direction : 6 O'clock


• Driving Scheme : 1/65 Duty Cycle, 1/9 Bias

• Power Supply Voltage : 5.0 V

• V_{LCD} Adjustable For Best Contrast : $10.0 \text{ V (V}_{OP}.)$ • Operation temperature : -10°C to $+60^{\circ}\text{C}$


Storage temperature : -20°C to $+70^{\circ}\text{C}$

BLOCK DIAGRAM





MODULE OUTLINE DRAWING





INTERFACE PIN FUNCTIONS

| Pin No. | Symbol | Level | Description |
|------------|--------|-----------|---|
| 1 | GND | 0V | Ground output for pad option. |
| 2 | VDD | +5.0 V | Supply voltage for logic operating. |
| 3 | NC | | Non-connection. |
| 4 | RS | H/L | Register select input pin -A0="H": Indicate that DB0~DB7 are display data -A0="L": Indicate that DB0~DB7 are control data |
| 5 | NC | | Non-connection. |
| 6 | NC | | Non-connection. |
| 7 | CLK | H/L | the serial clock input terminal |
| 8 | SID | H/L | the serial data input terminal |
| 9 | RES | H/L | Reset input pin When RESETB is "L", initialization is executed. |
| 10 | NC | | Non-connection. |
| 11 | NC | | Non-connection. |
| 12 | NC | | Non-connection. |
| 13 | NC | | Non-connection. |
| 14 | NC | | Non-connection. |
| 15 | /CS | H/L | Chip select input pins Data/instruction I/O is enabled only when /CS1 is "L". |
| 16 | NC | | Non-connection. |
| 17 | NC | | Non-connection. |
| 18 | NC | | Non-connection. |
| 19 | LED- | 0V | The backlight ground. |
| 20 | LED+ | +5.0 V | Power supply for backlight. |

ABSOLUTE MAXIMUM RATINGS ($Ta = 25^{\circ}C$)

| Parameter | Symbol | Min | Max | Unit |
|------------------------------|-------------|------|----------|------------|
| Supply voltage for logic | $ m V_{DD}$ | 1.8 | 6.0 | V |
| Supply voltage for LCD | Vo | 4.0 | 14.2 | V |
| Input voltage | Vı | -0.3 | VDD +0.3 | V |
| Normal Operating temperature | Тор | -20 | +70 | $^{\circ}$ |
| Normal Storage temperature | Tst | -30 | +80 | $^{\circ}$ |

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

DC ELECTRICAL CHARACTERISTICS

| Parameter | Symbol | Condition | Min | T_{YP} | Max | Unit |
|---------------------------|--------|-----------|---------|----------|--------|------|
| Supply voltage for logic | VDD | | 4.8 | 5.0 | 5.2 | V |
| Supply current for logic | IDD | | | 45 | 55 | mA |
| | | -10℃ | | | | |
| Operating voltage for LCD | VLCD | +25°C | 9.8 | 10.0 | 10.2 | V |
| | | +60°C | | | | |
| Input voltage "H" level | VIH | | 0.8 VDD | | VDD | V |
| Input voltage "L" level | VIL | | 0 | | 0.2VDD | V |




LED BACKLIGHT CHARACTERISTICS

| COLOR | Wavelength λ p(nm) | Operating Voltage(±0.15V) | Spectral line half width Δλ (nm) | Forward Current (mA) | |
|-------|--------------------|------------------------------|----------------------------------|----------------------|--|
| white | | 3.1 | | 45 | |

NOTE: Do not connect +5V directly to the backlight terminals. This will ruin the backlight.


CONNECTION WITH MCU





AC CHARACTERISTICS


1. System Buses Read/Write Characteristics (for 8080 Series MPU)



| | | | | <u> </u> | | | |
|------------------|----------------------------------|------|------|----------|------|-------------------|--|
| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition | |
| Танв | Address hold time | 0 | - | - | ns | - A0 | |
| T _{AS8} | Address setup time | 0 | - | - | ns | | |
| tcyc8 | System cycle time | 240 | - | - | ns | | |
| tccLw | Control low pulse width (write) | 90 | - | - | ns | /WR | |
| tcclr | Control low pulse width (read) | 120 | - | - | ns | /RD | |
| tсснw | Control high pulse width (write) | 100 | - | - | ns | /WR | |
| tcchr | Control high pulse width (read) | 60 | - | - | ns | /RD | |
| T _{DS8} | Data setup time | 40 | - | - | ns | D0~D7 | |
| Трнв | Data hold time | 10 | - | - | ns | D0-D1 | |
| taccs | /RD access time | - | - | 140 | ns | D0~D7, CL = 100pF | |
| Тснв | Output disable time | 5 | - | 50 | ns | DU~D7, CL = 100pF | |




2. System Buses Read/Write Characteristics (for 6800 Series MPU)



| (VDD = 2.17 3.5V, 14 = -40 1.0 | | | | | | | | |
|--------------------------------|----------------------------------|------|------|------|------|-----------|--|--|
| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition | | |
| tans | Address hold time | 0 | - | - | ns | A0, R/W | | |
| tase | Address setup time | 0 | - | - | ns | AU, R/VV | | |
| tcyc6 | System cycle time | 240 | - | - | ns | | | |
| tewnw | Control high pulse width (write) | 90 | - | - | ns | E | | |
| tewhr | Control high pulse width (read) | 120 | - | - | ns | E | | |
| tewLw | Control low pulse width (write) | 100 | - | - | ns | E | | |
| tewLR | Control low pulse width (read) | 60 | - | - | ns | E | | |
| tos6 | Data setup time | 40 | - | - | ns | D0~D7 | | |
| t _{DH6} | Data hold time | 10 | - | - | ns | ולייטו | | |
| tacc6 | /RD access time | - | - | 140 | ns | D0~D7 | | |
| tон6 | Output disable time | 5 | - | 50 | ns | CL= 100pF | | |




3. Serial Interface Timing



| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition |
|--------|----------------------------|------|------|------|------|-----------|
| tscyc | Serial clock cycle | 120 | - | - | ns | SCL |
| tsнw | Serial clock H pulse width | 60 | - | - | ns | SCL |
| ts∟w | Serial clock L pulse width | 60 | - | - | ns | SCL |
| tsas | Address setup time | 30 | - | - | ns | A0 |
| tsан | Address hold time | 20 | - | - | ns | A0 |
| tsps | Data setup time | 30 | - | - | ns | SI |
| tsрн | Data hold time | 20 | - | - | ns | SI |
| tcss | Chip select setup time | 20 | - | - | ns | /CS1, CS2 |
| tсsн | Chip select hold time | 40 | - | - | ns | /CS1, CS2 |




4. Display Control Timing



 $(VDD = 2.7 \sim 3.6V, Ta = -40 \sim +85^{\circ}C)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition |
|--------|---------------|------|------|------|------|------------|
| tofr | FR delay time | - | 20 | 80 | ns | CL = 50 pF |

5. Reset Timing




| Symbol | Parameter | Min. | Тур. | Max. | Unit | Condition |
|--------|-----------------------|------|------|------|------|-----------|
| tr | Reset Time | - | - | 1.0 | μs | |
| trw | Reset low pulse width | 10 | - | - | μs | /RES |




OPTICAL CHARACTERISTICS

| ITEM | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT | NOTE |
|---------------------|--------|--------------------|-----|-----|-----|------|------|
| Contrast ratio | CR | $\theta=0, \Phi=0$ | 1 | 3 | - | | |
| Response time(rise) | Tr | 25℃ | | - | 200 | mg | |
| Response time(fall) | Td | 23 C | | - | 250 | ms | |
| | θf | | | | | | |
| Viewing engle | θЬ | 25℃ | | | | | |
| Viewing angle | θ1 | 23 C | | - | | doa | |
| | θr | | | - | | deg. | |

Note1: Definition Operation Voltage (VOP)




Note2: Response time





Note3: Viewing angle



DISPLAY INSTRUCTION

| Command | Α0 | /RD | /WR | Code | | | | | | | | | Function | |
|----------------------------|----|-----|------|------|---------------------------|------|------------------|-------------------------------------|----|------------------------|--|-----|---|--|
| Command | AU | | //// | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Function | |
| (1) Display OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | | | | Turn on LCD panel when high, and turn off when low | | | |
| (2) Display Start Line Set | 0 | 1 | 0 | 0 | 1 Display Start Address t | | 40h to 7Fh | Specifies RAM display line for COM0 | | | | | | |
| (3) Page Address Set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Page Address | | B0h to B8h | Set the display data RAM page in Page Address register | | | |
| (4) Column Address Set | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Address | | 00h to | Set 4 higher bits and 4 lower bits of column address of display data | | | |
| (4) Column Address Get | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | | ower Column Address | | 18h | RAM in register | |
| (5) Read Status | 0 | 0 | 1 | | Sta | itus | | 0 0 0 0 | | XX | Reads the status information | | | |
| (6) Write Display Data | 1 | 1 | 0 | | | | Write | Data | | | | XX | Write data in display data RAM | |
| (7) Read Display Data | 1 | 0 | 1 | | | | Read | Data | | | | XX | Read data from display data RAM | |
| (8) ADC Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | Set the display data RAM address SEG output correspondence | |
| (9) Normal/Reverse Display | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 1 1 0 | | | Normal indication when low, but full indication when high | | | |
| (10)Entire Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 1 0 0 | | | Select normal display (0) or entire display on | | | |
| (11)LCD Bias Set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 0 1 0 | | A2h A3h | Sets LCD driving voltage bias ratio | | | |
| (12)Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | E0h | Increments column address counter during each write | |



| (13)End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | EEh | Releases the Read-Modify-Write | |
|--|----|-----|-----|----|----|----|--------|------------|----------|----------|--------|------------------|--|--|
| (14)Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | E2h | Resets internal functions | |
| (15)Common Output Mode Select | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | * | * | * | C0h to CFh | Select COM output scan direction *: invalid data | |
| (16)Power Control Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | Opera | ation S | Status | 28h to 2Fh | Select the power circuit operation mode | |
| (17)V0 Voltage Regulator Internal Resistor ratio Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Res | istor R | Ratio | 20h to 27h | Select internal resistor ratio Rb/Ra mode | |
| (18)Electronic Volume mode Set | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 81h | | |
| Electronic Volume Register Set | 0 | 1 | 0 | * | * | | Electr | onic C | ontrol | Value |) | xx | Sets the V0 output voltage electronic volume register | |
| (19)Set Static indicator ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | ACh ADh | | |
| Set Static Indicator Register | 0 | 1 | 0 | * | * | * | * | * | * | Мс | ode | xx | Sets the flash mode | |
| (20)Power Save | 0 | 1 | 0 | ١. | - | - | - | - | - | - | - | - | Compound command of Display OFF and Entire Display ON | |
| (21)NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | E3h | Command for non-operation | |
| Command | Α0 | /RD | /WR | D7 | D6 | D5 | D4 | Code D3 | D2 | 02 D1 D0 | | Hex | Function | |
| (22)Oscillation Frequency Select | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | E4h E5h | Select the oscillation frequency | |
| (23)Partial Display mode Set | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 82h 83h | Enter/Release the partial display mode | |
| (24)Partial Display Duty Set | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | Dı | ıty Ra | tio | 30h 37h | Sets the LCD duty ratio for partial display mode | |
| (25)Partial Display Bias Set | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | Bi | as Ra | tio | 38h 3Fh | Sets the LCD bias ratio for partial display mode | |
| (26)Partial Start Line Set | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | D3h | Enter Partial Start Line Set | |
| Partial Start Line Set | 0 | 1 | 0 | 1 | 1 | | Pa | artial S | Start Li | ne | | xx | Sets the LCD Number of partial display start line | |
| (27)N-Line Inversion Set | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 85h | Enter N-Line inversion | |
| Number of Line Set | 0 | 1 | 0 | * | * | * | | Num | ber of | Line | | хх | Sets the number of line used for N-Line inversion | |
| (28)N-Line Inversion Release | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 84h | Exit N-Line Inversion | |
| (29)DC/DC Clock Set | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | E6h | Set DC/DC Clock Frequency | |
| DC/DC Clock Division Set | 0 | 1 | 0 | 1 | 1 | 0 | 0 | C | Clock [| Divisio | n | xx | Set the Division of DC/DC Clock Frequency | |
| (30)Test Command | 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * | F1h to FFh | IC test command. Do not use! | |
| | | | | | | | | | | | | | | |

Note: Do not use any other command, or system malfunction may result.




DISPLAY DATA RAM (DD RAM)


The display data RAM is RAM that stores the dot data for the display. It has a 65 (8 page * 8 bit+1)*132 bit structure. It is possible to access the desired bit by specifying the page address and the column address. Because, as is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the liquid crystal display common direction, there are few constraints at the time of display common direction, and there are few constraints at the time of display data transfer when multiple NT7534 chips are used, thus display structures can be created easily with a high degree of freedom.

Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during the liquid crystal display, it will not cause adverse effects on the display (such as flickering).

Figure 3



Display data RAM



Display on LCD

The Page Address Circuit

As shown in Figure 4, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access. Page address8 (D3, D2, D1, D0 = 1, 0, 0, 0,) is the page for the RAM region used; only display data D0 is used.

The Column Address

As shown in Figure 4, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read / write command. This allows the MPU display data to be accessed continuously. Moreover, the incrimination of column addresses stops with 83H, because the column address is independent of the page address. Thus, when moving, for example, from page 0 column 83H to page 1 column 00H, it is necessary to specify both the page address and the column address.

Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized.

Table 4

| SEG Output | SEG0 | | SEG131 |
|------------|---------|----------------|---------|
| ADC "0" | 0 (H)→ | Column Address | →83 (H) |
| (ADC) "1" | 83 (H)← | Column Address | ←0 (H) |



The Line Address Circuit

The line address circuit, as shown in Table 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified. This is the COMO output when the common output mode is normal and the COM63 output for NT7534, when the common output mode is reversed. The display area is a 65-line area for the NT7534 from the display start line address. If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. can be performed.

The Display Data Latch Circuit

The display data latch circuit is a latch that temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM. Because the display normal/reverse status, display ON/OFF status, and display all points ON/OFF commands control only the data within the latch, they do not change the data within the display data RAM itself.


The Oscillator Circuit

This is a CR-type oscillator that produces the display clock. The oscillator circuit is only enabled when M/S = "H" and CLS = "H". When CLS = "L" the oscillation stops, and the display clock is input through the CL terminal.

Ver.V00 2009-12-21 <u>www.tinsharp.com</u>



Figure 4. Relationship between display data RAM and address. (if initial display line is 1DH)





RESET CIRCUIT

When the /RES input falls to "L", these LSIs reenter their default state. The default settings are shown below:

- Display OFF
- 2. Normal display
- ADC select: Normal display (ADC command D0 = "L")
- 4. Power control register (D2, D1, D0) = (0, 0, 0,)
- 5. Register data clear in serial interface
- 6. LCD power supply bias ratio 1/9 (1/65 duty), 1/8 (1/49 duty), 1/6 (1/33 duty)
- 7. Read modify write OFF
- 8. Static indicator: OFF
 - Static indicator register: (D1, D2) = (0, 0)
- 9. Display start line register set at first line
- 10. Column address counter set at address 0
- 11. Page address register set at page 0
- 12. Common output status normal
- 13. V0 voltage regulator internal power supply ratio set mode clear: V0 voltage regulator internal resistor ratio register: (D2, D1, D0) = (1, 0, 0)
- 15. Test mode clear
- 16. Oscillation frequency 31.4 KHz
- 17. Normal display mode and frame inversion status (partial display and N-Line inversion release)
- 18. Partial display duty register: (D2, D1, D0) = (1, 0, 0), 1/65 duty
- 19. Partial display bias register: (D2, D1, D0) = (1, 0, 1), 1/9 bias
- 20. N-Line inversion register: (D4, D3, D2, D1, D0) = (0, 1, 1, 0, 0), 13-Line inversion
- 21. Partial start line register: (D5, D4, D3, D2, D1, D0) = (0, 0, 0, 0, 0, 0), the first line
- 22. DC/DC clock division register: (D3, D2, D1, D0) = (0, 0, 1, 1), fOSC/6
- 23. Output condition of COM, SEG

COM: VSS SEG: VSS

On the other hand, when the reset command is used, only default settings 7 to 15 above are put into effect

The MPU interface (Reference Example)", the /RES terminal is connected to the MPU reset terminal, making the chip reinitialize simultaneously with the MPU. At the time of power up, it is necessary to reinitialize using the /RES terminal. Moreover, when the control signal from the MPU is in a high impedance state, there may be an overcurrent condition; therefore, take measures to prevent the input terminal from entering a high impedance state.


In the NT7534, if the internal liquid crystal power supply circuit is not used, then it is necessary to apply an "L" signal to the /RES terminal when the external liquid crystal power supply is applied. Even though the oscillator circuit operates while the /RES terminal is "L," the display timing generator circuit is stopped, and the FR, FRS, and /DOF terminals are fixed to "H," and the CL pin is fixed to "H" only when the intermal oscillator circuit is used. There is no influence on the D0 to D7 terminals.



1. Initialization


Note: With this IC, when the power is applied, LCD driving non-selective potentials V2 and V3 (SEG pin) and V1 and V4 (COM pin) are output through the LCD driving output pins SEG and COM. When electric charge is remaining in the smoothing capacitor connecting between the LCD driving voltage output pins (V0 - V4) and the VDD pin, the picture on the display may instantaneously become totally dark when the power is turned on. To avoid such failure, we recommend the following flow sequence when turning on the power.

1.1. When the built-in power is being used immediately after turning on the power:





1.2. When the built-in power is not being used immediately after turning on the power





RELIABILITY TEST CONDITION

| No. | TEST Item | Content of Test | Test Condition | Applicable Standard |
|-----|---|--|--------------------------|------------------------|
| 1 | High temperature storage | Endurance test applying the high storage Temperature for a long time. | 70° C 96hrs | |
| 2 | Low temperature storage | Endurance test applying the low storage Temperature for a long time | -20° C 96hrs | |
| 3 | High temperature operation | Endurance test applying the electric stress (Voltage & current)and the thermal stress to the element for a long time | 60° C 96hrs | |
| 4 | Low temperature operation | Endurance test applying the electric stress Under low temperature for a long time | -10° C 96hrs | |
| 5 | High temperature/ Humidity storage | Endurance test applying the electric stress(Voltage & current) and Temperature/ Humidity stress to the element for a long time | 40° C 90%RH 96hrs | |
| 6 | High temperature/ Humidity operation | Endurance test applying the electric stress (voltage & current)and temperature/ humidity stress to the element for a long time | 40° C 90%RH 96hrs | |
| 7 | Temperature cycle | Endurance test applying the low and high temperature cycle. $-10^{\circ}\text{C} \rightarrow 25^{\circ}\text{C} \rightarrow 60^{\circ}\text{C}$ $30\text{min} \leftarrow 5\text{min} \leftarrow 30\text{min.} (1 \text{ cycle})$ | -10° C/60° C 10 cycle | |

Supply voltage for logic system = 5V. Supply voltage for LCD system = Operating voltage at 25° C.

Mechanical Test

| Vibration test | Endurance test applying the vibration during transportation and using | 10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hour |
|---------------------------|--|---|
| Shock test | Constructional and mechanical endurance test applying the shock during transportation. | 50G half sign wave 11 msede 3 times of each direction |
| Atmospheric pressure test | Endurance test applying the atmospheric pressure during transportation by air | 115mbar 40hrs |
| Static electricity test | Endurance test applying the electric stress to the terminal | VS=800V,RS-1.5K Ω CS=100pF, 1 time |

Environmental condition

The inspection should be performed at the 1metre height from the LCD module under 2 pieces of 40W white fluorescent lamps (Normal temperature $20\sim25^{\circ}$ C and normal humidity $60\pm15\%$ RH).



PRECAUTION FOR USING LCM MODULE

- Please remove the protection foil of polarizer before using.
- The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- If the display panel is damaged and the liquid crystal substance inside it leaks out, do not get any in your mouth. If the substance come into contact with your skin or clothes promptly wash it off using soap and water.
- Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarize carefully.
- To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - -Be sure to ground the body when handling the LCD module.
 - -Tools required for assembly, such as soldering irons, must be properly grounded.
 - -To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - -The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.
- Storage precautions
 - When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
 - Keep the modules in bags designed to prevent static electricity charging under low temperature / normal humidity conditions (avoid high temperature / high humidity and low temperatures below 0° C). Whenever possible, the LCD modules should be stored in the same conditions in which they were shipped from our company.

OTHERS


- Liquid crystals solidify at low temperature (below the storage temperature range) leading to defective orientation of liquid crystal or the generation of air bubbles (black or white). Air bubbles may also be generated if the module is subjected to a strong shock at a low temperature.
- If the LCD modules have been operating for a long time showing the same display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. Abnormal operating status can be resumed to be normal condition by suspending use for some time. It should be noted that this phenomena does not adversely affect performance reliability.
- To minimize the performance degradation of the LCD modules resulting from caused by static electricity, etc. exercise care to avoid holding the following sections when handling the modules:
 - Exposed area of the printed circuit board
 - Terminal electrode sections




A. DATE CODE RULES

A.1. DATE CODE FOR SAMPLE

YP: meaning sample



A.2. DATE CODE FOR PRODUCTION



A. TG12864R-04 represents LCM part number

C. YY/WW represents Year, Week

YY—Year WW—Week

XXXXXXXX—Production array No.

B. CHANGE NOTES:

| Ver. | Descriptions | Editor | Date |
|------|--------------|--------|------------|
| V00 | First Issue | HXY | 2009-12-21 |
| | | | |
| | | | |
| | | | |

Ver.V00 2009-12-21 <u>www.tinsharp.com</u>